Skip to content

Adding FIFO tracing capabilities in simulation.#1592

Open
preusser-amd wants to merge 24 commits into
devfrom
feature.fifo_debug
Open

Adding FIFO tracing capabilities in simulation.#1592
preusser-amd wants to merge 24 commits into
devfrom
feature.fifo_debug

Conversation

@preusser-amd

@preusser-amd preusser-amd commented May 27, 2026

Copy link
Copy Markdown
Collaborator

Improving debug capabilities by fifo_gauge and improved behavioral simulation support for verification.
What is in this PR:

  • Consolidated simulation driving with clean shutdown by asserting sim_finish.
  • FIFO debug logging: fifo_gauge can log consumed data to file + track transaction counts and max fill. Enable by setting DATA_LOGFILE.
  • Behavioral RTLSim verification: New verify_rtlsim_behavioral flag passes -define FINN_SIMULATION to xelab, using fifo_gauge (with debug) instead of Q_srl and behavioral DSP models.
  • Elementwise consistency: Changed to use ifdef FINN_SIMULATION pattern like MVU/LayerNorm.

@preusser-amd preusser-amd requested a review from STFleming May 27, 2026 07:19
@auphelia auphelia marked this pull request as draft May 28, 2026 10:50
auphelia and others added 18 commits May 29, 2026 15:55
…es, this was causing issues during verify rtlsim where multiple SV modules were trying to fopen the same logfile simultaneously.
…ta to stderr instead of to individual logfiles. Also cleaner shutdown of RTL sim with exposed external sim port that calls in an always_ff block, this now enables the printing of transaction counts in the debug fifo when simulation terminates.
@preusser-amd preusser-amd marked this pull request as ready for review June 19, 2026 13:30
@preusser-amd preusser-amd requested a review from auphelia June 19, 2026 13:34
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants