[Scala3] Add missing SimLog.printf overload; move SimLogSpec#5398
Open
adkian-sifive wants to merge 3 commits into
Open
[Scala3] Add missing SimLog.printf overload; move SimLogSpec#5398adkian-sifive wants to merge 3 commits into
adkian-sifive wants to merge 3 commits into