Skip to content

fix when STR LDR V0 Register this immediate must << 4 ins : E0 0B 8…#44

Open
IIIImmmyyy wants to merge 29 commits into
SamboyCoding:masterfrom
IIIImmmyyy:master
Open

fix when STR LDR V0 Register this immediate must << 4 ins : E0 0B 8…#44
IIIImmmyyy wants to merge 29 commits into
SamboyCoding:masterfrom
IIIImmmyyy:master

Conversation

@IIIImmmyyy

Copy link
Copy Markdown

…0 3D ==> str q0, [sp, #0x20]

IIIImmmyyy and others added 29 commits April 30, 2025 11:08
Introduce methods to resolve and process conditional field accesses, and refine the handling of load/store instructions to omit no-operation shifts, enhancing the overall accuracy and efficiency of the IR transformation and disassembly processes.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant